



- 6 a. Discuss any two technique for reducing cache miss penalty. (08 Marks)  
b. Assume we have a computer where CPI is 1.0, when all memory accesses hit in the cache. The only data accesses are loads and stores, and these total 50% of the instructions. If the miss penalty is 25 clock cycles and miss rate is 2%, how much faster would be computer if all instructions were cache hits? (08 Marks)  
c. Write a short note on translation buffer technique of fast address translation. (04 Marks)
- 7 a. Which are the categories of advanced optimizations of cache performance? Explain any one in detail. (10 Marks)  
b. Define memory access time and cycle time. Explain DRAM memory technology with its basic organization. (10 Marks)
- 8 a. Explain the architecture of IA-64 Intel processor. (08 Marks)  
b. For the code given below: what are the dependencies between S1 and S2? Is this loop parallel? If not show how to make it parallel.  
for (i = 1; i < 100; i = i + 1) {  
    A[i] = A[i] + B[i]; /\* S1 \*/  
    B[i+1] = C[i] + D[i]; /\* S2 \*/  
}
- c. Write a brief note on predicated instructions. (04 Marks)

\*\*\*\*\*